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Figure 5. Effect of  DC Bias on AC response for the CIGS cell in Figure 4. The emission frequency 
seems to shift to lower energies in forward bias (a) Data for AS across a full range of DC bias 
values. (b) Focus in on reverse bias data, which show a constant AS peak position.
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Abstract
Introduction
Solar Cells are composed of 
semiconductor material which converts 
solar energy into electrical energy. Thin 
film cells, including those we have 
analyzed, are relatively cheap to make in 
terms of time, energy, and materials. 
However, thin film materials have many 
imperfections, or defects, which can trap 
charge. We study these traps using 
differential capacitance. Capacitance, 
which is sensitive to minute changes in 
charge in the material, allows us to 
determine the origin and location of trap 
states in the bandgap. However, other 
non-ideal device responses can also 
behave as trap states. For example, the 
series resistance and capacitance can 
combine to make a low pass filter. Or, a 
non-ideal interface can create a thermally 
activated barrier at the back contact.
Figure 1. Cross-section of a thin 
film Cu(In,Ga)Se2 solar cell.  
Reproduced from [1].
Admittance Spectroscopy
• C(f,T) → Trapping time, energy: 𝑒𝑛 = 𝛾𝜎𝑛𝑎𝑇
2𝑒𝑥𝑝[−
𝐸𝑛𝑎
𝑘𝑇
]
• Measuring C: Apply Vac, measure Iac
• 𝐶 =
𝑑𝑄
𝑑𝑉
→ C
𝑑Vac
𝑑𝑡
= Iac
• Defects that release charge fast enough contribute to C.
Capacitance measurements of solar cells are able to detect minute 
changes in charge of the material. For that reason, capacitance is used in 
many methods to electrically characterize devices. Standard 
interpretations of capacitance rely on many assumptions, which, if wrong, 
can skew the results. We have focused on a non-ideal back contact and 
the additional capacitance it adds to the cell. We work to distinguish the 
influence of a back contact from that of a thermally activated trap state on 
capacitance data. We find the DLCP method most clearly distinguishes 
between the contributions of the trap state and the back contact barrier.
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Conclusions
• Samples clearly show both a bad back contact and a trap in the bulk 
material.
• DLCP allows the capacitance step to be associated with a trap state.
• Shift in E with DC bias suggests a non uniform density of states, a shift 
in trap energy as the quasi-Fermi energy moves, or overlap between  
the trap energy and back barrier energy.
• Numerical models of DLCP would be useful for further analysis.
Model Analysis
Acknowledgements
This project was supported by the Linfield Student Faculty 
Collaborative Research fund.  Thanks to Bill Shafarman at University of 
Delaware for providing samples.
References:
[1] Rockett, et al., Thin Solid Films 372, 212 (2000).
[2] M. Burgelman, et al., Thin Solid Films, 361, 527 (2000). 
[3] T Weiss, et al.,Appl Phys. Lett. 102, 202106 (2013)
[4] T. Eisenbarth, et al., J. Appl. Phys. 107, 034509  (2010).
Figure 2. Schematic for a trap level in 
the bulk material.
Figure 3. (a) Typical Admittance Spectroscopy; 
results. (b) Derivatives of C-f data, clearly 
showing the transition frequency. (c) Arrhenius 
plot of peak frequencies from (b). These data 
are consistent with a thermally activated trap at 
120 meV.
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Figure 4. (a) Graph of CV data. Capacitance response rolls over in forward bias, indicating a back 
contact barrier. (b) Equivalent circuit diagram of a solar cell with a back contact.
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What can cause a thermally activated step in capacitance?
C=
∈𝐴
<𝑥>
< 𝑥 >=
 0
∞
𝑥𝛿𝜌 𝑥 𝑑𝑥
 0
∞
𝛿𝜌 𝑥 𝑑𝑥
• Series resistance, such as a low pass RC filter [3]
• Series resistance determined from IV data.
• Not at the correct f for this step.
• Back contact barrier [4]
• Capacitance step due to depletion region at back (𝑊𝐵).
• At low frequencies, carriers can travel over the barrier; measured 
energy 𝐸𝐵; < 𝑥 >𝐻𝐹 −< 𝑥 >𝐿𝐹= 𝑊𝐵
• Trap state
• < 𝑥 >𝐻𝐹 −< 𝑥 >𝐿𝐹 is constant as V is varied; Depends on 𝑁𝑇.
• 𝑁𝐷𝐿 is larger at low frequencies, when traps add to the response.
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Figure 8. (a) The first moment of charge response <x> does not change significantly with DC bias, 
consistent with both the back contact barrier and the trap state models. (b) Increased NDL at low 
frequencies indicates the presence of a trap state.  
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(a)
Figure 6. Band diagrams created using the expected parameters for our samples. Created 
using SCAPS [2] to solve Poisson’s equation for the device. The trap state stays a constant 
value from the edge of the depletion width as the DC bias is varied. (a) At -0.7V reverse bias. 
(b) At 0V bias. (c) At 0.7V forward bias.
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• Technique which determines carrier and trap density from a purely AC 
measurement: 𝑁𝐷𝐿 = −
𝐶0
3
2𝑞𝜀𝐴2𝐶1
= 𝑝 +  𝐸𝐹
𝐸𝑉+𝐸𝑒 𝑔 𝐸, 𝑥 𝑑𝑥
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Figure 7. (a) Method of varying Vac during the DLCP measurement so the measurement location 
remains constant. (b) Capacitance dependence on 𝑉𝑎𝑐 .  𝐶0 and 𝐶1 are used to find NDL.               
(c) Variation of NDL with average measurement location <x>.
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